

NOTE: This page provides a running history of changes for a multi-page drawing which cannot conveniently be re-issued completely after each change. When making a change, list for each page all beforeand-after numbers (within reason; use judgement, and use "extensive" revision note if loss of past history is tolerable, or retype complete page) and associate with each a symbol made up of the change letter and a serial subscript to appear here and on the page involved (there enclosed in a circle, triangle, or other attention-getting outline).

	deterior getting outline).			
Ltr	REVISIONS		DATE	INITIALS
Α	AS ISSUED		11-27-79	(X) "
	•			
· · ·				
				····
		····		
	·			
		•		
				<u> </u>
	-			
Model No.		31	00.4003	
	6 (PIL)	Stock No.	.86-4001	<u></u>
	ELECTRICAL SPECIFICATION	T	11 27 70	
Description			Date 11-27-79	***
	LANDSNESS		Sheet No. 1 Drawing No. A-1LB6	of 14
Superendes			Drawing No. A-ILBC)-4991-1



I. ABSOLUTE MAXIMUM RATINGS:

1.1	SUPPLY	VOLTAGE	Vcc	(GND = V)	+10 VOLTS
-----	--------	----------------	-----	-----------	-----------

- 1.4 HUMIDITY 0 to 90%
- 1.5 VOLTAGE AT ANY INPUT OR OUTPUT PIN GND -0.3V to V_{CC} +0.3V
- 1.6 INPUT TRANSIENT PROTECTION STANDARD 500 VOLTS (SEE FIG. 1)
- 1.7 INPUT TRANSIENT PROTECTION ON RXDO, RXD1, TXDO, TXD1.... 5000 VOLTS
- II. OPERATING CONDITIONS: $0^{\circ}C \le T_A \le 45^{\circ}C$

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT	COMMENTS
GND	GROUND	0.0	0.0	0.0	٧	
v _{cc}	SUPPLY VOLTAGE (SUBSTRATE)	6.0	6.25	7.0	V	
ICCOP	V _{CC} OPERATING CURRENT			2.5	mΑ	V _{CC} =6.5V OUTPUT LOADS=MAX. FREQ.=MAX RXDO,RXD1,SCTL=0
ICCST	V _{CC} STANDBY CURRENT			1.0	uA	V _{CC} =5.0V, GND=0V ISA, DATA, RXDØ, RXD1, Ø1, Ø2. SYN PWO=0V. All other pins open.
ICCTR	V _{CC} OPERATING CURRENT WHILE RETRANSMITTING	:		3.5	mΑ	V _{CC} =6.5V FREQ.=M 1.6K LOAD BETWEI TXDO, TXD1; Out- put loads=max; Frame retransmit
INPUT	PARAMETERS:					every other framtime.
VIH	INPUT LOGIC "1" VOLTAGE LEVEL	V _{CC} -1.25	.8V _{CC}		٧	All inputs excep RXDØ, RXD1
VIL	INPUT LOGIC "O" VOLTAGE LEVEL		·2V _{CC}	GND+1.25	٧	

		REVIS		SUPERSEDES	DWG NO A-1LB6-4001-1
ı î e	PC NO	APPROVED	DATE	APPD	SHEET NO 2 OF 14
		·		• CARL LANDSNESS	DATE 11-27-79
				1LB6 ELECTRICAL SPE	ECIFICATION
-				WODEL	STK NO 1LB6-49011



SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT	COMMENTS
VRXH	INPUT LOGIC "1" ON RXDO, RXD1	4.2			V	PIL FREQ=MIN.
VRXL	INPUT LOGIC "O" ON RXDO, RXD1			GND+1.25V	V	PIL FREQ=MIN. TRPW=MIN.
VRXTH+	HIGH LEVEL A MARKET THRESHOLD ON RXDO, RXD1	. 2.2	3.3	4.2	V	
VRXTH-	LOW LEVEL THRESHOLD ON RXDO, RXD1	1.25	2.3	3.3	V	
VRXHYS	INPUT HYSTERISIS ON RXDO, RXD1	0.5V			V	
ILIN	INPUT LEAKAGE CURRENT ON INPUT PINS	d.		0.1	uA	AT 6.5V to GND AND V _{CC} , EXCEPT TSTCLK, SCTL
. ILIO	INPUT LEAKAGE CURRENT ON I/O PINS	·		1.0	uA	AT 6.5V to GND V _{CC} . PINS TRI-STATED EXCEPT LO
						LC2 V _{CC} =6.5V
INP	UT CURRENT					V _{CC} =6.5V
IHTCLK	TSTCLK HIGH CURRENT	;		+50	nA	AT 6.5V
ILTCLK	TSTCLK LOW CURRENT	-0.15		-0.01	mA	AT ØV
IHSCTL	SCTL HIGH CURRENT	0.05		+0.5	mA	AT 6.5V
ILSCTL	SCTL LOW CURRENT	-50		·	nA	AT ØV
CIN	INPUT CAPACI- TANCE	·		8	pF	ALL INPUT AND I/ PINS
OUT	PUT PARAMETERS:					
YOH	OUTPUT LOGIC "1" VOLTAGE LEVEL	V _{CC} -1.0	Ø.83V _{CC}		V	ALL OUTPUTS EXCE
		MODEL		STK NO	1LB64	001
		· 1LB6	ELECTRICA	L SPECIFICA		•
	·	sy CA	ARL LANDSNES	S	DATE 11-	-27 - 79
PC NO	APPROVED DATE	APPD			SHEET NO	3 % 14
	REVILLUNA	PERSE	PERSEDES			A-1LB6-4 001-1



	SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT	COMMENTS
	VOL	OUTPUT LOGIC "O)"	Ø.17V _{CC}	GND+1.0	٧	ALL OUTPUTS EXCEF
	соит	OUTPUT CAPACITA DRIVE CAPABILIT					THESE OUTPUTS WILDRIVE THE SPECIF) CAPACITANCE BE- TWEEN VOL AND VOL WITHIN TDV. (SEE FIG. 2 & 4)
		DATA	200			pF	rid. 2 a 4)
		FLGIN	150			pF	
	OUTP	UT CURRENT (DC)					V _{CC} =MIN.
	IHISA	ISA HIGH SOURCE CURRENT	0.5			mA	AT V _{OH}
	ILFIN	FLGIN LOW SINK CURRENT	!		-0.35	mA	AT V _{OL}
	DXTHI	TXDO,TXD1 HIGH SOURCE CURRENT	8.5		65.0	mA	AT V _{CC} -0.5V
	ILTXD	TXDO, TXD1, LOW SINK CURRENT	-65.0	-	-8.5	mA	AT 0.5V
	410 1	TIMING PARAMETERS:	'				
	TP	CLOCK PERIOD	2.63	2.78	2.95	uS	SEE FIG. 2
	TPW1	Ø1 PULSE WIDTH	500	2/8 of TP	750	nS	SEE FIG. 2
	TPW2	Ø2 PULSE WIDTH	500	2/8 of TP	750	nS	SEE FIG. 2
	TCD .	Ø1 to Ø2 DELAY	900	3/8 of TP	1200	ns	SEE FIG. 2
	TR, TF	CLOCK RISE, FAL	L	50		nS	SEE FIG. 2
		:	. 17.				
				· -			
\dashv		·	MODEL		STK NO	1LB6-400)] .
\dashv			1LB6	ELECTRICAL	SPECIFICA	TION	•
			av CAF	L LANDSNESS		DATE 11-2	27-79
178	PC NO	APPROVED	APPD			SHEET NO	4 or 14
-		REVISIONS	SUPERS			DWG NO A-	1LB6-4001-1



	SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT	COMMENT
	TDV	OUTPUT DATA VALID		3/8 of TP	1000	nS	AFTER TRAILING EDGE OF Ø2. SEE FIG.2 FOR ALL LIN EXCEPT ISA AT A ZERO LEVEL AND DA AT EITHER LEVEL.
-				3/8 of TP	800	nS	FOR ISA AT A ZERO LEVEL AND DATA AT EITHER LEVEL.
	TSU	INPUT DATA SETUP TIME	550	2/8 of TP		nS	BEFORE TRAILING EDGE OF Ø1. SEE FIG. 2. ISA,DATA SYNC,PWO INPUTS.
	PIL '	TIMING PARAMETERS:	ſ				
	THE	FOLLOWING TIMING SPE	CIFICAT	I IONS ARE FOR I	L AND C A	s shown.	
	· c	CAPACITANCE	114.0	120	126.0	pF	L C LC1
	L	INDUCTANCE	53.2	56	58.8	uH	Z_T_LC2
	RL	INDUCTOR SERIES RESISTANCE			6	ᡗ	
	TLC	OSCILLATOR PERIOD	475	500	550	nS	MEASURED AT LC1 AND LC2 (MEASURIN PROBE C<1pF)
	TCLK	TSTCLK INPUT PERIOD	450	500	550	nS	
	TCLKR TCLKF	TSTCLK RISE - & FALL TIME		50		nS	
•	TRXPW	RXDO,RXD1 PULSE WIDTH	650		1.5	ns	SEE FIG.4
	TRXTR	RXDØ,RXD1 TRANSITION TIME			300	nS	
	TRXSU	RXDO,RXD1 SETUP TIME	50		-	nŚ	BEFORE TRAILING EDGE OF TCLK. SEI FIG.4
			-				
		· · · · · · · · · · · · · · · · · · ·	MOD	EL	STK A	o 1LB6-409	01
\vdash			11	B6 ELECTRICAL			
				CARL LANDSNESS			27-79
LTR	PC NO	APPROVED D	APPD			SHEET NO	5 or 14
		REVISIONS	SUPER	SEDES		DWG NO A	-1LB6-4001-1



SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT	COMMENT
ŢŖXHD	RXDO,RXD1 HOLD TIME	50			nS	AFTER TRAILING EDGE OF TCLK. SEE FIG.4
TRXLO	RXDO,RXD1 LOW TIME BETWEEN PULSES	1.3			uS	
, TRXOV	RXDO,RXD1 OVER- LAP TIME	0		300	nS	
TTXPW	TXDO,TXD1 PULSE WIDTH	950	2xTLC OR 2xTCL	1200 K	nS	MEASURED WITH 470pF LOAD. SEE FIG.5
TTXTR	TXDØ,TXD1 TRANSITION TIME		÷	120	nS	MEASURED WITH 470pF LOAD. SEE FIG.5
TTXOV	TXDØ,TXD1 OVERLAP TIME	0		120	nS	MEASURED WITH 470pF LOAD. SEE FIG.5

III. SUMMARY OF SIGNALS:

SIGNAL	1/0	DESCRIPTION
Ø1, Ø2	IN	41C SYSTEM CLOCKS
SYNC	IN	PROVIDES SYSTEM TIMING: AND INDICATES THE PRESENCE OF A SYSTEM INSTRUCTION ON THE ISA LINE. WHEN PWO IS LOW, SYNC=DPWO.
DATA	1/0	USED TO TRANSFER 56 BIT SERIAL DATA (LSB FIRST) TO AND FROM CPEC REGISTER. DATA SOURCED FROM PIL ONLY DURING WORD TIMES FOLLOWING 2nd AND 3rd WORD TIMES OF A C=PIL INSTRUCTION (READ FROM PIL). TRI-STATED AT ALL OTHER TIMES AND ALWAYS DURING Ø2.
ISA	I/0	USED TO RECEIVE ROM DATA (INSTRUCTIONS) AT T44-T53. ISA IS PULLED HIGH WHEN REQUESTING CPU TO WAKE UP FROM LIGHT SLEEP IN RESPONSE TO PIL FLAGS-IFCR+SRQR+FRNS+FRAV. TRI-STATED BY PIL WHEN PWO IS HIGH.
PWO	IN.	HIGH WHEN IN RUN MODE. USED ALONG WITH SYNC FOR INITIALLIZING CIRCUITS.

				MODEL	stk NO 1LB6-4001
				11 B6 FLECTRICAL SPE	CIFICATION
				CARL LANDSNESS	DATE 11-27-79
t TR	- PC ND	APPROVE	DATE	APPD	SHEET NO 6 OF 14
		PEVI		SUPERSEDES	100 to 0-11 RE. 4001-1



SIGNAL	1/0	DESCRIPTION
FLGIN	OUT	PULLS LOW DURING FIRST 3 BIT TIMES AND PULLS HIGH DURING LAST BIT TIME OF DIGITS 6-10 IF PIL FLAGS ARE SET AND FLAGS ARE ENABLED (PROGRAMMABLE). OTHERWISE THIS LINE IS TRI-STATED. IT IS ALWAYS TRI-STATED DURING 02.
V _{CC} ⊜∷	IN	POSITIVE VOLTAGE SUPPLY (SUBSTRATE).
GND	IN	NEGATIVE VOLTAGE SUPPLY.
LC1, LC2	1/0	PINS FOR PARALLEL LC CONNECTION FOR PIL 2MHz OSCILLATOR. OSCILLATOR IS UNDER PROGRAM CONTROL.
TSTCLK	IN	ALLOWS EXTERNAL CLOCK TO BE FED TO CHIP IN LIEU OF 2 MHz OSCIL LATOR. INTERNALLY PULLED HIGH. WHEN USED, LC2 MUST BE PULLED HIGH AND EXTERNAL LC DISCONNECTED.
RXDO,RXD1	IN	RECEIVER INPUTS FROM RECEIVER TRANSFORMERS. SCHMITT TRIGGER BU'FERS ARE USED TO PROVIDE NOISE IMMUNITY.
TXDØ,TXD1	OUT	TRANSMITTER OUTPUTS TO DRIVER TRANSFORMERS.
SCTL	IN	WHEN TIED LOW, CHIP WAKES UP AS SYSTEM CONTROLLER. INTERNALLY PULLED LOW.

IV. LIC TEST CONDITIONS:

The preceding pages show specifications for the 41C chips for an operating range of 0 to 45 degrees C. To insure proper operations at these temperatures, $V_{\rm CC}$ should be adjusted to compensate for room temperature testing as well as providing enough guard band on the part during wafer and package tests for both high and low $V_{\rm CC}$.

OPER. PT. 1 MIN. V. MAX F	VCC=5.5V 41C FREQ=380K PIL FREQ=2.2M	VCC=5.5V 41C FREQ=380K PIL FREQ=2.2M	VCC=5.7V 41C FREQ=380K PIL FREQ=2.2M
OPER. PT. 2 MAX.V, MIN.F	VCC=7.2V 41C FREQ=340K PIL FREQ=1.8M	VCC=7.1V 41C FREQ=340K PIL FREQ=1.9M	VCC=7.0V 41C FREQ=340K PIL FREQ=1.8M

The above table shows the different test conditions for the wafer test

			·	MODEL			STK NO	1LB6	4001			
H				1LB6	ELECTRICAL	SPE	CIFICA	TION				
				ev CAR	L LANDSNESS			DATE	11-	27-79		
170	PC NO	APPROVED		APPD	·			SHEET	NO	7	Of	14
		REVISIONS		SUPERSEL.				DWG	nA-	1LB6-4	1001-1	



package test, and thepart spec. (QA) test. All test programs should do functional tests on the part for both operating points. The table below shows a detailed breakdown of recommended values for these operating points, and a general guide for DC parametric test guard banding.

PARA	WAFER	PKG	QA	WAFER	PKG	QA		
	LOW VO	LTAGE	HIGH VOLTAGE					
VHRX	4.1	4.1	4.2	4.1/.	4.1	4.2		
VLRX	1.25	1.25	1.25	1.25	1.25	1.2		
VCC	5.5	5.5	5.7	7.2	7.1	7.0		
VIH	4.25	4.25	4.45	5.95	5.85	5.7		
VIL	1.25	1.25	1.25	1.25	1.25	1.2		
V OH	4.5	4.5	4.7	6.0	6.0	.6.0		
VOL	1.0	1.0 .	1.0	1.0	1.0	1.0		
	HIGH FI	REQUENCY		EQUENCY	•			
TP	2630	2630	2630	2950	2950	295		
TPW1	500	500	500	750	750	750		
TPW2	500	500	500	750	750	750		
TCD	900	900	900	1200	1200	120		
TDV	, 1000	1000	1000	1000	1000	100		
TSU	550	550	550	550	550	- 550		
TCLK	450	450	450	550	550	550		
	DC PAR	AMETRIC		TEST C	ONDITIONS			
ICCOP	2.0	2.25	2.5	VCC=6.	5V, FREQ=MAX			
ICCST	0.8uA	0.9uA	1uA	VCC=5.	OV, STATIC			
ILIN	90nA	100nA		VCC=10	V, VIN=GND and V	CC		
IL10 .	.8uA	.9uA	1uA	VCC=6.	5V, VIN=GND and	VCC		
ICCTR	2.8	3.15	3.5mA	VCC=6.	5V FREQ=MAX			


				MODEL	MODEL S		NO 1LB6-4001					
				1LB6 E	LECTRICAL SPE	CIFICA	TION		••			
				av CARL L	V CARL LANDSNESS			DATE 11-27-79				
LTR	PC NO	APPROVED	DATE	APPD			SHEET	NO	8	OF	14	
		REVISION	DATE	SUPT			DWG	NO A-	·1LB6-	4001-1		



PARA	WAFER	PKG	QA	WAFER .	PKG	QA
DC	PARAMETRIC			TEST CONDIT	IONS	
		: :-		. •		
ILTCLK	-120uA	-135uA	-150uA	@ØV		
IHSCTL	400uA	450uA	500uA	@ 6.5 V		
11.50.72		. Salar	•	2.5		
IHISA	500 uA	500	500uA	@VOH @VCC (MIN)	
ILFIN	-350 uA	-350	-350 u A	@VOL @VCC (MIN)	
IHTXD (MIN)	9.0mA	8.7mA	8.5mA	@VCC -0.5V		
ILTXD (MAX)	-9.OmA	-8.7mA	-8.5mA -	@ 0.5V		
IHTXD (MAX)	60mA	62mA	65mA	@VCC-0.5V		
ILTXD (MIN)	60mA	-62mA	-65mA	@0.5V		
ST	RESS TEST			COMMENTS		
VSTRESS	10 V			OPERATE PAR VSTRESS FPR IGNORE FAIL		Q. WITH V


		•		MODEL .	STK NO 1LB6-4001
				1LB6 ELECTRICAL SP	ECIFICATION
				CARL LANDSNESS	DATE 11-27-79
178	PC NO	APPROVED	· · · · · · · · · · · · · · · · · · ·	APPD	SHEET NO 9 OF 14
		REVISIONS		Str - C	DWG NO A-1LB6 =4001-1





GATE PROTECTION TEST CIRCUIT
FIGURE 1

-		·		MODEL	STK NO 1LB6-4001
	•			1LB6 FLECTRICAL S	PECIFICATION
		·		OY CARL LANDSNESS	DATE 11-27-79
TR	PC NO	APPE	DATE	APPO	SHEET NO 10 OF 14
\neg	***************************************	REVISIONS	A	SUPERSEDES	NWG NO A-1186- 4001-1



HEWLETT-PACKARD CO. Ø2 | D11 | D12 | D13 | D0 | D1 | D2 | D3 | D4 | D5 | D6 | D7 | D8 | D9 | D10 | D11 | D12 | 1111111111111111111111111111 Ø1. SYNC ISA (DADD=C) DATA REG CHIP T 5 T 5 0 T T 5 5 1 2 TT 78 (data word) MS **EXP** ES I MANTISSA DATA]] 34 PWO

NUT SYSTEM TIMING (Figure 3)

J	SEE	SHEET		MODEL .	STK NO 1LB6-4001			
			1LB6 ELECTRICAL SPEC	IFICATIONS				
-				CARL LANDSNESS	DATE 11-27-79			
				APPD	SHEET NO. 12 OF 14			
178	PC NO	APPROVED	IE					








FIGURE 4 - PIL RECEIVER TIMING



Ш		REVISIONS		SUPERSEDES	DWG NO A-1LB6-4001-1
178	PC NO	APPROVED	DATE	APPD	SHEET NO 13 OF 14
\square		·		• CARL LANDSNESS	DATE 11-27-79
	·			1LB6 ELECTRICAL	SPECIFICATION
\vdash				MODEL	STK NO 1LB6-4007





TEST CONDITION FOR OUTPUT PINS (Figure 4)

 I_{LOAD} for specified C out is 0. For testers with $^{I}_{LOAD}$ 0, modify $^{C}_{OUT}$ to $^{C}_{NEW}$ with the following formulas to compensate for the load. Also $^{I}_{LOAD}$ should maintain an equal sinking and sourcing level to make the modification valid.

$$I_{AVE} = C^{T} - \frac{dV}{dT} - -$$

Basic formula

IAVE =
$$C_{OUT} \times V_{OH} - V_{OL}$$

Normal device drive

$$I_{LOAD} = C_{MOD} \times -\frac{VOH}{TDV} - \frac{VOL}{TDV}$$

Calculate CMOD for extra load current required for the device.

$$C_{NEW} = C_{OUT} - C_{MOD}$$

$$C_{NEW} = C_{OUT} - \frac{I_{LOAD}}{VOH} \times \frac{X}{VOL}$$

Modification formula

	SEE	SHEET 1		MODEL .	STK NO	1LB6	- 4001		
\dashv				1LB6 ELECTRICAL SPEC	IFICATION	ONS	•• /	-	
7				W CARL LANDSNESS		DATE	11-27-79		
				APPD		SHEET NO	14	or	14
<u> </u>	R PC NO - APE		DATE	SUPERSENES	DWG NO 4-11 R6-4001-7				